### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

# (19) World Intellectual Property **Organization**

International Bureau



# i **18**22 ani 1**8**0 a **1**000 a **1**000 ani 1800 ani

## (43) International Publication Date 20 January 2005 (20.01.2005)

**PCT** 

## (10) International Publication Number WO 2005/006069 A1

(51) International Patent Classification7:

G02F 1/136

(21) International Application Number:

PCT/KR2004/001747

(22) International Filing Date:

14 July 2004 (14.07.2004)

(25) Filing Language:

Korcan

(26) Publication Language:

**English** 

(30) Priority Data: 10-2003-0047756

14 July 2003 (14.07.2003)


- (71) Applicant (for all designated States except US): SAM-SUNG ELECTRONICS CO., LTD. [KR/KR]; 416, Maetan-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do 442-742 (KR).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): KANG, Seung-Jae

[KR/KR]; Mangpo Macul Hyundai I-Park 106-1103, 693, Mangpo-dong, Paldal-gu, Suwon-si, Gyeonggi-do 150-073 (KR).

- (74) Agent: YOUME PATENT & LAW FIRM; Teheran Bldg., 825-33, Yoksam-dong, Kangnam-Ku, Scoul 135-080 (KR).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CII, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, HD, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM,

[Continued on next page]

(54) Title: THIN FILM TRANSISTOR ARRAY PANEL



(57) Abstract: A thin film transistor ("TFT") array panel is provided, which includes: first and second gate lines transmitting gate signals to adjacent pixel rows and disposed adjacent to each other; a data line insulated from the first and the second gate lines and the data line; a first thin film transistor connected to the first gate line and the data line and including a first drain electrode overlapping the second gate line; a second TFT connected to the second gate line and the data line, disposed opposite the first TFT with respect to the data line, and including a second drain electrode overlapping the first gate line; a first pixel electrode connected to the first drain electrode and overlapping the second gate line; and a second pixel electrode connected to the second electrode and overlapping the first gate line.

## WO 2005/006069 A1



ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, HE, FT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG). For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

#### Published:

- with international search report